Access Ordering and Memory-Conscious Cache UtilizationReport
As processor speeds increase relative to memory speeds, memory bandwidth is rapidly becoming the limiting performance factor for many applications. Several approaches to bridging this performance gap have been suggested. This paper examines one approach, access ordering, and pushes its limits to determine bounds on memory performance. We present several access-ordering schemes, and compare their performance, developing analytic models and partially validating these with benchmark timings on the Intel i860XR.
All rights reserved (no additional license for public reuse)
McKee, Sally. "Access Ordering and Memory-Conscious Cache Utilization." University of Virginia Dept. of Computer Science Tech Report (1994).
University of Virginia, Department of Computer Science