Fast Interpretation of Instruction Sets: Implementation and Applications

Report
Author:Davidson, Jack, Department of Computer ScienceUniversity of Virginia
Abstract:

This paper describes a technique for building a fast interpreter to emulate an arbitrary machine's instruction set. The interpreter is automatically constructed from a specification of the instruction set. The instruction set is described by a machine description language based on ISPS, but is at a sufficiently high level that nonessential detail may be omitted. This same language has also been used to simplify the construction of retargetable compilers. The machine description language along with automatically constructed interpreters and retargetable compilers provides a set of tools that can be used to design and evaluate proposed and existing instruction sets, generate address traces for use in the design and evaluation of memory systems, facilitate testing and debugging of software, and automatically build high - leve1 language interpreters. This paper describes the machine description language, the construction of the interpreters, and the use of the interpreters in the above applications.
Note: Abstract extracted from PDF file via OCR

Rights:
All rights reserved (no additional license for public reuse)
Language:
English
Source Citation:

Davidson, Jack. "Fast Interpretation of Instruction Sets: Implementation and Applications." University of Virginia Dept. of Computer Science Tech Report (1985).

Publisher:
University of Virginia, Department of Computer Science
Published Date:
1985