A Design Environment for Counterflow Pipeline SynthesisReport
The Counterflow Pipeline (CFP) organization may be a good target for synthesis of application-specific microprocessors for embedded systems because it has a regular and simple structure. This paper describes a design environment for tailoring CFP's to an embedded application to improve performance. Our system allows exploring the design space of all possible CFP's for a given application to understand the impact of different design decisions on performance. We have used the environment to derive heuristics that help to find the best CFP for an application. Preliminary results using our heuristics indicate that speedup for several small graphs range from 1.3 to 2.0 over a general-purpose CFP and that the heuristics find designs that are within 10% of optimal.
All rights reserved (no additional license for public reuse)
Childers, Bruce, and Jack Davidson. "A Design Environment for Counterflow Pipeline Synthesis." University of Virginia Dept. of Computer Science Tech Report (1998).
University of Virginia, Department of Computer Science